<!DOCTYPE html>
<html>
<!-- Created by GNU Texinfo 7.1, https://www.gnu.org/software/texinfo/ -->
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<!-- This file documents the use of the GNU compilers.

Copyright © 1988-2023 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.3 or
any later version published by the Free Software Foundation; with the
Invariant Sections being "Funding Free Software", the Front-Cover
Texts being (a) (see below), and with the Back-Cover Texts being (b)
(see below).  A copy of the license is included in the section entitled
"GNU Free Documentation License".

(a) The FSF's Front-Cover Text is:

A GNU Manual

(b) The FSF's Back-Cover Text is:

You have freedom to copy and modify this GNU Manual, like GNU
     software.  Copies published by the Free Software Foundation raise
     funds for GNU development. -->
<title>Nvidia PTX Options (Using the GNU Compiler Collection (GCC))</title>

<meta name="description" content="Nvidia PTX Options (Using the GNU Compiler Collection (GCC))">
<meta name="keywords" content="Nvidia PTX Options (Using the GNU Compiler Collection (GCC))">
<meta name="resource-type" content="document">
<meta name="distribution" content="global">
<meta name="Generator" content="makeinfo">
<meta name="viewport" content="width=device-width,initial-scale=1">

<link href="index.html" rel="start" title="Top">
<link href="Indices.html" rel="index" title="Indices">
<link href="index.html#SEC_Contents" rel="contents" title="Table of Contents">
<link href="Submodel-Options.html" rel="up" title="Submodel Options">
<link href="OpenRISC-Options.html" rel="next" title="OpenRISC Options">
<link href="Nios-II-Options.html" rel="prev" title="Nios II Options">
<style type="text/css">
<!--
a.copiable-link {visibility: hidden; text-decoration: none; line-height: 0em}
kbd.key {font-style: normal}
span:hover a.copiable-link {visibility: visible}
-->
</style>


</head>

<body lang="en_US">
<div class="subsection-level-extent" id="Nvidia-PTX-Options">
<div class="nav-panel">
<p>
Next: <a href="OpenRISC-Options.html" accesskey="n" rel="next">OpenRISC Options</a>, Previous: <a href="Nios-II-Options.html" accesskey="p" rel="prev">Nios II Options</a>, Up: <a href="Submodel-Options.html" accesskey="u" rel="up">Machine-Dependent Options</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Indices.html" title="Index" rel="index">Index</a>]</p>
</div>
<hr>
<h4 class="subsection" id="Nvidia-PTX-Options-1"><span>3.19.35 Nvidia PTX Options<a class="copiable-link" href="#Nvidia-PTX-Options-1"> &para;</a></span></h4>
<a class="index-entry-id" id="index-Nvidia-PTX-options"></a>
<a class="index-entry-id" id="index-nvptx-options"></a>

<p>These options are defined for Nvidia PTX:
</p>
<dl class="table">
<dt><a id="index-m64"></a><span><code class="code">-m64</code><a class="copiable-link" href="#index-m64"> &para;</a></span></dt>
<dd><p>Ignored, but preserved for backward compatibility.  Only 64-bit ABI is
supported.
</p>
</dd>
<dt><a id="index-march-12"></a><span><code class="code">-march=<var class="var">architecture-string</var></code><a class="copiable-link" href="#index-march-12"> &para;</a></span></dt>
<dd><p>Generate code for the specified PTX ISA target architecture
(e.g. &lsquo;<samp class="samp">sm_35</samp>&rsquo;).  Valid architecture strings are &lsquo;<samp class="samp">sm_30</samp>&rsquo;,
&lsquo;<samp class="samp">sm_35</samp>&rsquo;, &lsquo;<samp class="samp">sm_53</samp>&rsquo;, &lsquo;<samp class="samp">sm_70</samp>&rsquo;, &lsquo;<samp class="samp">sm_75</samp>&rsquo; and
&lsquo;<samp class="samp">sm_80</samp>&rsquo;.
The default depends on how the compiler has been configured, see
<samp class="option">--with-arch</samp>.
</p>
<p>This option sets the value of the preprocessor macro
<code class="code">__PTX_SM__</code>; for instance, for &lsquo;<samp class="samp">sm_35</samp>&rsquo;, it has the value
&lsquo;<samp class="samp">350</samp>&rsquo;.
</p>
</dd>
<dt><a id="index-misa"></a><span><code class="code">-misa=<var class="var">architecture-string</var></code><a class="copiable-link" href="#index-misa"> &para;</a></span></dt>
<dd><p>Alias of <samp class="option">-march=</samp>.
</p>
</dd>
<dt><a id="index-march-13"></a><span><code class="code">-march-map=<var class="var">architecture-string</var></code><a class="copiable-link" href="#index-march-13"> &para;</a></span></dt>
<dd><p>Select the closest available <samp class="option">-march=</samp> value that is not more
capable.  For instance, for <samp class="option">-march-map=sm_50</samp> select
<samp class="option">-march=sm_35</samp>, and for <samp class="option">-march-map=sm_53</samp> select
<samp class="option">-march=sm_53</samp>.
</p>
</dd>
<dt><a id="index-mptx"></a><span><code class="code">-mptx=<var class="var">version-string</var></code><a class="copiable-link" href="#index-mptx"> &para;</a></span></dt>
<dd><p>Generate code for the specified PTX ISA version (e.g. &lsquo;<samp class="samp">7.0</samp>&rsquo;).
Valid version strings include &lsquo;<samp class="samp">3.1</samp>&rsquo;, &lsquo;<samp class="samp">6.0</samp>&rsquo;, &lsquo;<samp class="samp">6.3</samp>&rsquo;, and
&lsquo;<samp class="samp">7.0</samp>&rsquo;.  The default PTX ISA version is 6.0, unless a higher
version is required for specified PTX ISA target architecture via
option <samp class="option">-march=</samp>.
</p>
<p>This option sets the values of the preprocessor macros
<code class="code">__PTX_ISA_VERSION_MAJOR__</code> and <code class="code">__PTX_ISA_VERSION_MINOR__</code>;
for instance, for &lsquo;<samp class="samp">3.1</samp>&rsquo; the macros have the values &lsquo;<samp class="samp">3</samp>&rsquo; and
&lsquo;<samp class="samp">1</samp>&rsquo;, respectively.
</p>
</dd>
<dt><a id="index-mmainkernel"></a><span><code class="code">-mmainkernel</code><a class="copiable-link" href="#index-mmainkernel"> &para;</a></span></dt>
<dd><p>Link in code for a __main kernel.  This is for stand-alone instead of
offloading execution.
</p>
</dd>
<dt><a id="index-moptimize"></a><span><code class="code">-moptimize</code><a class="copiable-link" href="#index-moptimize"> &para;</a></span></dt>
<dd><p>Apply partitioned execution optimizations.  This is the default when any
level of optimization is selected.
</p>
</dd>
<dt><a id="index-msoft_002dstack"></a><span><code class="code">-msoft-stack</code><a class="copiable-link" href="#index-msoft_002dstack"> &para;</a></span></dt>
<dd><p>Generate code that does not use <code class="code">.local</code> memory
directly for stack storage. Instead, a per-warp stack pointer is
maintained explicitly. This enables variable-length stack allocation (with
variable-length arrays or <code class="code">alloca</code>), and when global memory is used for
underlying storage, makes it possible to access automatic variables from other
threads, or with atomic instructions. This code generation variant is used
for OpenMP offloading, but the option is exposed on its own for the purpose
of testing the compiler; to generate code suitable for linking into programs
using OpenMP offloading, use option <samp class="option">-mgomp</samp>.
</p>
</dd>
<dt><a id="index-muniform_002dsimt"></a><span><code class="code">-muniform-simt</code><a class="copiable-link" href="#index-muniform_002dsimt"> &para;</a></span></dt>
<dd><p>Switch to code generation variant that allows to execute all threads in each
warp, while maintaining memory state and side effects as if only one thread
in each warp was active outside of OpenMP SIMD regions.  All atomic operations
and calls to runtime (malloc, free, vprintf) are conditionally executed (iff
current lane index equals the master lane index), and the register being
assigned is copied via a shuffle instruction from the master lane.  Outside of
SIMD regions lane 0 is the master; inside, each thread sees itself as the
master.  Shared memory array <code class="code">int __nvptx_uni[]</code> stores all-zeros or
all-ones bitmasks for each warp, indicating current mode (0 outside of SIMD
regions).  Each thread can bitwise-and the bitmask at position <code class="code">tid.y</code>
with current lane index to compute the master lane index.
</p>
</dd>
<dt><a id="index-mgomp"></a><span><code class="code">-mgomp</code><a class="copiable-link" href="#index-mgomp"> &para;</a></span></dt>
<dd><p>Generate code for use in OpenMP offloading: enables <samp class="option">-msoft-stack</samp> and
<samp class="option">-muniform-simt</samp> options, and selects corresponding multilib variant.
</p>
</dd>
</dl>

</div>
<hr>
<div class="nav-panel">
<p>
Next: <a href="OpenRISC-Options.html">OpenRISC Options</a>, Previous: <a href="Nios-II-Options.html">Nios II Options</a>, Up: <a href="Submodel-Options.html">Machine-Dependent Options</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Indices.html" title="Index" rel="index">Index</a>]</p>
</div>



</body>
</html>
